# (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 13 December 2001 (13.12.2001)

**PCT** 

(10) International Publication Number WO 01/95618 A1

- (51) International Patent Classification7: H04N 5/45, 5/91
- (21) International Application Number: PCT/KR01/00246
- (22) International Filing Date: 19 February 2001 (19.02.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 2000-31825 9 June 2000 (09.06.2000) KR

- (71) Applicant (for all designated States except US): POSDATA COMPANY LTD. [KR/KR]; 276-2, Seohyun-dong, Pundang-gu, Kyonggi-do, Seongnam-si 463-050 (KR).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): JEONG, Cha-Gyun [KR/KR]; 248-2006, Ssangyong-Apartment, Hwangol-village, Youngtong-dong, Paldal-gu, Kyonggi-do, Soowon-si 442-741 (KR).


- (74) Agent: KIM, Sun-young; 10th Floor, Korea Coal Center, 80-6, Susong-Dong, Chongro-Ku, Scoul 110-727 (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHODS AND DEVICES FOR DIGITAL VIDEO SIGNAL COMPRESSION AND MULTI-SCREEN PROCESS BY MULTI-THREAD SCALING



(57) Abstract: The present invention relates to methods and devices for compression and multi-screen process of digital video signals by multi-thread scaling. The method comprises: (a) a step to scale the resolutions of digital video signals; and (b) a step to compress or process for multi-screens the scaled digital video signals. The device comprises: multi-channel analog/digital converters; a compression FIFO; a multi-screen FIFO; a CPU which initializes each channel's analog/digital converter; and a video processor which transmits to the video memory. The processor for compression/multi-screen process may conduct the compression and multi-screen process sequentially from the compression FIFO and the multi-screen FIFO depending on the even/odd fields of the signals. Thus, the method and device uses N analog/digital converters for the same N channels while providing the same function as the conventional system.

## Methods and Devices for Digital Video Signal Compression and Multi-Screen Process by Multi-Thread Scaling

#### TECHNICAL FIELD

5

10

15

20

The present invention relates to the method and device for digital video signal compression/multi-screen process by multi-thread scaling.

#### **BACKGROUND ART**

Compression/multi-screen process of digital video signals may be used in a digital video recorder (DVR) which converts analog images into digital images and records/stores such images, or displays such images real time.

Ordinarily, a DVR must compress and record multi-channel video signals inputted from a number of cameras, and must display such signals on multi-screens.

Among various modules constituting such DVR system, the compression unit and the multi-screen processor are the most important modules. In the conventional multi-channel DVR systems, such compression units and multi-screen processors are set apart as independent modules.

The multi-thread scaling means to process screens of different resolutions alternating the even field and the odd field of interlacing.

Figure 1 is a diagram illustrating a conventional DVR system with an independent compression unit and an independent multi-screen processor.

Operations of the compression unit (10) illustrated in Figure 1 are explained herein below. First of all, the central processing unit ("CPU") (13) initializes the analog/digital converters (11), and the compression FIFO (12) in the pre-determined

1

## Methods and Devices for Digital Video Signal Compression and Multi-Screen Process by Multi-Thread Scaling

#### **TECHNICAL FIELD**

The present invention relates to the method and device for digital video signal compression/multi-screen process by multi-thread scaling.

#### **BACKGROUND ART**

10

15

20

Compression/multi-screen process of digital video signals may be used in a digital video recorder (DVR) which converts analog images into digital images and records/stores such images, or displays such images real time.

Ordinarily, a DVR must compress and record multi-channel video signals inputted from a number of cameras, and must display such signals on multi-screens.

Among various modules constituting such DVR system, the compression unit and the multi-screen processor are the most important modules. In the conventional multi-channel DVR systems, such compression units and multi-screen processors are set apart as independent modules.

The multi-thread scaling means to process screens of different resolutions alternating the even field and the odd field of interlacing.

Figure 1 is a diagram illustrating a conventional DVR system with an independent compression unit and an independent multi-screen processor.

Operations of the compression unit (10) illustrated in Figure 1 are explained herein below. First of all, the central processing unit ("CPU") (13) initializes the analog/digital converters (11), and the compression FIFO (12) in the pre-determined

order. Such initialized analog/digital converters (11) store digital data in the compression FIFO (12) and issues to the CPU (13) an interrupt exception handling request. Although the CPU (13) may fetch video data after polling the analog/digital converters (11), the compression FIFO (12) is used in order to decrease the load on the CPU (13), to increase the video data transmission efficiency, and to reduce transmission errors. The CPU (13)'s exception handling routine transmits video data from the compression FIFO (12) to the memory (RAM) (30) by a direct memory access method, encodes such data using compression algorithms such as MPEG, JPEG, and H.26x, etc., and then stores the data in a storage such as a hard disk.

5

10

15

20

The multi-screen processor (20) as illustrated in Figure 1 operates as follows. In the multi-screen processor, the video processor (23) transmits digitalized video data from the multi-screen FIFO (22) to the video memory (31) according to the predetermined rules set for the multi-screen processing. Then, such data are processed to constitute multi-screens, such as 4/8/16 screens, on a TV or a VGA monitor.

As explained above, the conventional system has dependent modules for the compression unit (10) and the multi-screen processor (20) because the compression unit (10) and the multi-screen processor (20) are programmed to process video data in different resolutions. In other words, the compression unit (10) may process video data real time only if it is programmed to be a 30 frame transmission mode at the resolution of 352x240. Also, the multi-screen processor (20) for 16 screens, for example, may process video data real time only if it is programmed to be a 30 frame transmission mode at the resolution of 180x120. Therefore, the conventional N-channel DVR with independent compression unit (10) and multi-screen processor (20) requires 2xN analog/digital converters.

order. Such initialized analog/digital converters (11) store digital data in the compression FIFO (12) and issues to the CPU (13) an interrupt exception handling request. Although the CPU (13) may fetch video data after polling the analog/digital converters (11), the compression FIFO (12) is used in order to decrease the load on the CPU (13), to increase the video data transmission efficiency, and to reduce transmission errors. The CPU (13)'s exception handling routine transmits video data from the compression FIFO (12) to the memory (RAM) (30) by a direct memory access method, encodes such data using compression algorithms such as MPEG, JPEG, and H.26x, etc., and then stores the data in a storage such as a hard disk.

The multi-screen processor (20) as illustrated in Figure 1 operates as follows. In the multi-screen processor, the video processor (23) transmits digitalized video data from the multi-screen FIFO (22) to the video memory (31) according to the predetermined rules set for the multi-screen processing. Then, such data are processed to constitute multi-screens, such as 4/8/16 screens, on a TV or a VGA monitor.

10

15

20

As explained above, the conventional system has dependent modules for the compression unit (10) and the multi-screen processor (20) because the compression unit (10) and the multi-screen processor (20) are programmed to process video data in different resolutions. In other words, the compression unit (10) may process video data real time only if it is programmed to be a 30 frame transmission mode at the resolution of 352x240. Also, the multi-screen processor (20) for 16 screens, for example, may process video data real time only if it is programmed to be a 30 frame transmission mode at the resolution of 180x120. Therefore, the conventional N-channel DVR with independent compression unit (10) and multi-screen processor (20) requires 2xN analog/digital converters.

However, ordinary analogy/digital converters consume an extraordinary amount of the current and a great amount of electric power. Accordingly, they generate a significant amount of heat impairing stability of the system. Furthermore, conventional multi-channel DVR systems are expensive because (N channel)x2 analog/digital converters are required.

#### DISCLOSURE OF THE INVENTION

5

10

15

20

The present invention has a purpose to, by using the multi-thread scaling to process screens of different resolutions alternately in the even field and the odd field of interlacing, provide the method and device for digital video signal compression/multi-screen process only with N analog/digital converters, which method and device integrates the conventional compression unit and multi-screen processor requiring 2xN analog/digital converters.

In order to accomplish the above-mentioned purpose, the present invention's method to compress and process for multi-screens digital video signals by multi-thread scaling uses a single integrated analog/digital converter for each channel for compression/multi-screen process. The present invention's method comprises: (a) a step to scale the resolutions of digital video signals outputted from analog/digital converters depending on the even/odd fields of the inputted video signals; and (b) a step to compress or process for multi-screens the scaled digital video signals according to the resolutions scaled in the said step (a). The present invention's device for compression and multi-screen process of digital video signals by multi-thread scaling comprises: multi-channel analog/digital converters, which generate even/odd field indicators depending on the fields of the inputted multi-channel video signals and scale

However, ordinary analogy/digital converters consume an extraordinary amount of the current and a great amount of electric power. Accordingly, they generate a significant amount of heat impairing stability of the system. Furthermore, conventional multi-channel DVR systems are expensive because (N channel)x2 analog/digital converters are required.

#### DISCLOSURE OF THE INVENTION

5

15

20

The present invention has a purpose to, by using the multi-thread scaling to process screens of different resolutions alternately in the even field and the odd field of interlacing, provide the method and device for digital video signal compression/multi-screen process only with N analog/digital converters, which method and device integrates the conventional compression unit and multi-screen processor requiring 2xN analog/digital converters.

In order to accomplish the above-mentioned purpose, the present invention's method to compress and process for multi-screens digital video signals by multi-thread scaling uses a single integrated analog/digital converter for each channel for compression/multi-screen process. The present invention's method comprises: (a) a step to scale the resolutions of digital video signals outputted from analog/digital converters depending on the even/odd fields of the inputted video signals; and (b) a step to compress or process for multi-screens the scaled digital video signals according to the resolutions scaled in the said step (a). The present invention's device for compression and multi-screen process of digital video signals by multi-thread scaling comprises: multi-channel analog/digital converters, which generate even/odd field indicators depending on the fields of the inputted multi-channel video signals and scale

the resolution of each channel's video signals for compression or for multi-screen process while converting such signals into digital signals according to the even/odd fields of the signals; a compression FIFO which stores, for compression, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of such analog/digital converter; a multi-screen FIFO which stores, for multi-screen process, the video signals outputted from each channel's analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such analog/digital converter; a converter based upon the even/odd field indicator of such an

#### 15 BRIEF DESCRIPTION OF THE DRAWINGS

5

10

20

The invention will further be described by way of example and with reference to the following drawings, in which,

Figure 1 is a diagram illustrating a conventional DVR system with an independent compression unit and an independent multi-screen processor.

Figure 2 is a flow chart for the compression/multi-screen process method for N channel digital video signals using N analog/digital converters according to the present invention.

Figure 3 is a diagram illustrating, as a preferred embodiment of the present invention, the device for digital video signal compression/multi-screen process

the resolution of each channel's video signals for compression or for multi-screen process while converting such signals into digital signals according to the even/odd fields of the signals; a compression FIFO which stores, for compression, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of such analog/digital converter; a multi-screen FIFO which stores, for multi-screen process, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of such analog/digital converter; a CPU which initializes each channel's analog/digital converter, the compression FIFO, and the multi-screen FIFO, and controls each channel's analog/digital converter so that the converted digital video signals may be scaled into various resolutions depending on the fields of the inputted multi-screen video signals; and a video processor which transmits to the video memory the video signals which were inputted to the said multi-screen FIFO according to the rules pre-determined for the multi-screen process.

#### 15 BRIEF DESCRIPTION OF THE DRAWINGS

5

10

20

The invention will further be described by way of example and with reference to the following drawings, in which,

Figure 1 is a diagram illustrating a conventional DVR system with an independent compression unit and an independent multi-screen processor.

Figure 2 is a flow chart for the compression/multi-screen process method for N channel digital video signals using N analog/digital converters according to the present invention.

Figure 3 is a diagram illustrating, as a preferred embodiment of the present invention, the device for digital video signal compression/multi-screen process

integrating the compression unit and the multi-screen processor.

Figure 4 is a diagram illustrating the operation principle of the multi-thread scaling of the present invention's method and device.

Detailed explanations of a preferred embodiment of the method and device for digital video signal compression/multi-screen process by multi-thread scaling are provided in the following with reference to the attached drawings.

#### BEST MODE FOR CARRYING OUT THE INVENTION

5

10

15

20

Figure 2 is a flow chart for the compression/multi-screen process method for N channel digital video signals using N analog/digital converters according to the present invention.

The initialization of auxiliary devices (S100) is a step in which the CPU initializes each channel's analog/digital converter, the compression FIFO, and the multi-screen FIFO.

The generation of even field/odd field indicators (S110) is a step in which the initialized analog/digital converter of each channel generates even field/odd field indicators. Figure 4 illustrates such generated even field/odd field indicators corresponding to time indicated on the time axis.

If the generated even field/odd field indicator is even, the 352x240 scaling (S120) is a step in which outputs digitalized video signals scaled to 352x240, and the said outputted digital video signals are transmitted to the compression FIFO (S130).

If the generated even field/odd field indicator is odd, digitalized video signals scaled to 180x120 for 16 screens, to 240x160 for 9 screens, or to 360x240 for 4 screens, are outputted (S140), and the outputted digital video signals are transmitted to the

integrating the compression unit and the multi-screen processor.

Figure 4 is a diagram illustrating the operation principle of the multi-thread scaling of the present invention's method and device.

Detailed explanations of a preferred embodiment of the method and device for digital video signal compression/multi-screen process by multi-thread scaling are provided in the following with reference to the attached drawings.

#### BEST MODE FOR CARRYING OUT THE INVENTION

5

15

20

Figure 2 is a flow chart for the compression/multi-screen process method for N

channel digital video signals using N analog/digital converters according to the present invention.

The initialization of auxiliary devices (S100) is a step in which the CPU initializes each channel's analog/digital converter, the compression FIFO, and the multi-screen FIFO.

The generation of even field/odd field indicators (S110) is a step in which the initialized analog/digital converter of each channel generates even field/odd field indicators. Figure 4 illustrates such generated even field/odd field indicators corresponding to time indicated on the time axis.

If the generated even field/odd field indicator is even, the 352x240 scaling (S120) is a step in which outputs digitalized video signals scaled to 352x240, and the said outputted digital video signals are transmitted to the compression FIFO (S130).

If the generated even field/odd field indicator is odd, digitalized video signals scaled to 180x120 for 16 screens, to 240x160 for 9 screens, or to 360x240 for 4 screens, are outputted (S140), and the outputted digital video signals are transmitted to the

multi-screen FIFO (S150). At the step S140, the CPU is programmed to control the operation register of each channel's analog/digital converter so that the video signals may be scaled to 180x120 for 16 screens, to 240x160 for 9 screens, or to 360x240 for 4 screens in the event that the field indicator is odd.

Figure 3 is a diagram illustrating, as a preferred embodiment of the present invention, the device for digital video signal compression/multi-screen process in an N-channel DVR system with N analog/digital converters.

5

10

15

20

As illustrated in Figure 3, the device has an integrated compression/multi-screen processor (40). In the following, compression of the inputted analog video signals in the even field and multi-screen process, for 4/9/16 multi-screens, of the inputted signals in the odd field are explained.

N analog/digital converters (41), after being initialized by the CPU (44), generate even field/odd field indicators, digitalize each channel's video signals and scale them to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, 360x240 for 4 screens, or 352x240 for the normal screen. If the even field/odd field indicator is even, the digitalized video signals, which have been scaled to the resolution of 352x240, are stored in the compression FIFO (42). If the even field/odd field indicator is odd, the digitalized video signals, which have been scaled to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens or 360x240 for 4 screens, are stored in the multi-screen FIFO (43).

The compression FIFO (42) stores in it the video signals outputted from each channel's analog/digital converter (41) if the even field/odd field indicator is even. Although the CPU (44) may fetch digitalized video signals after polling the said analog/digital converter group (41), the present invention uses the compression FIFO

multi-screen FIFO (S150). At the step S140, the CPU is programmed to control the operation register of each channel's analog/digital converter so that the video signals may be scaled to 180x120 for 16 screens, to 240x160 for 9 screens, or to 360x240 for 4 screens in the event that the field indicator is odd.

Figure 3 is a diagram illustrating, as a preferred embodiment of the present invention, the device for digital video signal compression/multi-screen process in an N-channel DVR system with N analog/digital converters.

5

10

15

20

As illustrated in Figure 3, the device has an integrated compression/multi-screen processor (40). In the following, compression of the inputted analog video signals in the even field and multi-screen process, for 4/9/16 multi-screens, of the inputted signals in the odd field are explained.

N analog/digital converters (41), after being initialized by the CPU (44), generate even field/odd field indicators, digitalize each channel's video signals and scale them to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, 360x240 for 4 screens, or 352x240 for the normal screen. If the even field/odd field indicator is even, the digitalized video signals, which have been scaled to the resolution of 352x240, are stored in the compression FIFO (42). If the even field/odd field indicator is odd, the digitalized video signals, which have been scaled to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens or 360x240 for 4 screens, are stored in the multi-screen FIFO (43).

The compression FIFO (42) stores in it the video signals outputted from each channel's analog/digital converter (41) if the even field/odd field indicator is even. Although the CPU (44) may fetch digitalized video signals after polling the said analog/digital converter group (41), the present invention uses the compression FIFO

(42) in order to reduce the load on the CPU (44), to raise the transmission efficiency of video signals, and to reduce transmission errors.

The multi-screen FIFO(43) stores the scaled video signals outputted from each channel's analog/digital converter if the even field/odd field indicator is odd.

5

15

20

The CPU (44) initializes the analog/digital converter (41) of each channel, the compression FIFO and the multi-screen FIFO. Furthermore, the CPU (44) controls the said analog/digital converters (41) so that the digitalized video signals may be scaled to various resolutions according to the even field/odd field indicators generated at each channel's analog/digital converter. The CPU (44) is programmed to control the operation register of each channel's analog/digital converter (41) so that the video signals may be scaled to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, or 360x240 for 4 screens in the event that the field indicator is odd.

The video processor (45) transmits to the video memory the video signals which have been inputted to the multi-screen FIFO in accordance with the rules predetermined for the multi-screen process.

Figure 4 is a diagram illustrating the operation principle of the multi-thread scaling of the present invention.

Figure 4 illustrates even field/odd field indicators generated by each channel's analog/digital converter corresponding to the time represented at the time axis. Based upon such even field/odd field indicators, the CPU (44) controls the operation registers of the analog/digital converters (41) of each channel.

As explained in the foregoing, according to the present invention's method and device for digital video signal compression and multi-screen process by multi-thread scaling, the processor for compression/multi-screen process may conduct the

(42) in order to reduce the load on the CPU (44), to raise the transmission efficiency of video signals, and to reduce transmission errors.

The multi-screen FIFO(43) stores the scaled video signals outputted from each channel's analog/digital converter if the even field/odd field indicator is odd.

5

10

15

20

The CPU (44) initializes the analog/digital converter (41) of each channel, the compression FIFO and the multi-screen FIFO. Furthermore, the CPU (44) controls the said analog/digital converters (41) so that the digitalized video signals may be scaled to various resolutions according to the even field/odd field indicators generated at each channel's analog/digital converter. The CPU (44) is programmed to control the operation register of each channel's analog/digital converter (41) so that the video signals may be scaled to the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, or 360x240 for 4 screens in the event that the field indicator is odd.

The video processor (45) transmits to the video memory the video signals which have been inputted to the multi-screen FIFO in accordance with the rules predetermined for the multi-screen process.

Figure 4 is a diagram illustrating the operation principle of the multi-thread scaling of the present invention.

Figure 4 illustrates even field/odd field indicators generated by each channel's analog/digital converter corresponding to the time represented at the time axis. Based upon such even field/odd field indicators, the CPU (44) controls the operation registers of the analog/digital converters (41) of each channel.

As explained in the foregoing, according to the present invention's method and device for digital video signal compression and multi-screen process by multi-thread scaling, the processor for compression/multi-screen process may conduct the

compression and multi-screen process sequentially from the compression FIFO and the multi-screen FIFO depending on the even/odd fields of the signals. Thus, compared with the conventional multi-channel DVR system which uses 2\*N analog/digital converters for N channels, the present invention's method and device uses N analog/digital converters for the same N channels while providing the same function as the conventional system.

By implementing a system equivalent to the conventional system, which requires 2xN ADC, with only N analog/digital converters, the present invention saves the electricity and expense required for the conventional system by 100%. In addition to the effect of saving the electricity consumed for the system, the present invention also increases the stability of the multi-channel DVR system by reducing the number of required analog/digital converters.

15

10

5

compression and multi-screen process sequentially from the compression FIFO and the

multi-screen FIFO depending on the even/odd fields of the signals. Thus, compared

with the conventional multi-channel DVR system which uses 2\*N analog/digital

converters for N channels, the present invention's method and device uses N

analog/digital converters for the same N channels while providing the same function as

the conventional system.

By implementing a system equivalent to the conventional system, which

requires 2xN ADC, with only N analog/digital converters, the present invention saves

the electricity and expense required for the conventional system by 100%. In addition

to the effect of saving the electricity consumed for the system, the present invention

also increases the stability of the multi-channel DVR system by reducing the number of

required analog/digital converters.

15

10

5

#### WHAT IS CLAIMED IS:

1. The method to compress and process for multi-screens digital video signals by multi-thread scaling, which uses a single integrated analog/digital converter for each channel for compression/multi-screen process, comprising:

- (a) a step to scale the resolutions of digital video signals outputted from analog/digital converters depending on the even/odd fields of the inputted video signals; and
- (b) a step to compress or process for multi-screens the scaled digital video signals according to the resolutions scaled in the said step (a).
  - 2. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 1, wherein:

at the said step (a), the video signals are scaled to have a resolution for compression in the even field.

3. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 2, wherein:

the resolution for compression is 352x240.

20

15

5

4. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 1, wherein:

at the said step (a), the video signals are scaled to have the resolutions for multi-screen process in the odd field.

#### WHAT IS CLAIMED IS:

1. The method to compress and process for multi-screens digital video signals by multi-thread scaling, which uses a single integrated analog/digital converter for each channel for compression/multi-screen process, comprising:

- (a) a step to scale the resolutions of digital video signals outputted from analog/digital converters depending on the even/odd fields of the inputted video signals; and
- (b) a step to compress or process for multi-screens the scaled digital video signals according to the resolutions scaled in the said step (a).
  - 2. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 1, wherein:

at the said step (a), the video signals are scaled to have a resolution for compression in the even field.

3. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 2, wherein:

the resolution for compression is 352x240.

20

15

5

4. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 1, wherein:

at the said step (a), the video signals are scaled to have the resolutions for multi-screen process in the odd field.

5. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 4, wherein:

the multi-screen process is the process for 4 screens, 9 screens or for 16 screens.

5

10

15

20

6. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 5, wherein:

the resolution for 4 screens is 360x240;

the resolution for 9 screens is 240x160; and

the resolution for 16 screens is 180x120.

7. The device for compression and multi-screen process of digital video signals by multi-thread scaling comprising:

multi-channel analog/digital converters, which generate even/odd field indicators depending on the fields of the inputted multi-channel video signals and scale the resolution of each channel's video signals for compression or for multi-screen process while converting each channel's video signals into digital signals according to the even/odd fields;

a compression FIFO which stores, for compression, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of the said analog/digital converter;

a multi-screen FIFO which stores, for multi-screen process, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of the said analog/digital converter;

5. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 4, wherein:

the multi-screen process is the process for 4 screens, 9 screens or for 16 screens.

5

10

15

20

6. The method for digital video signal compression/multi-screen process by multi-thread scaling according to claim 5, wherein:

the resolution for 4 screens is 360x240;

the resolution for 9 screens is 240x160; and

the resolution for 16 screens is 180x120.

7. The device for compression and multi-screen process of digital video signals by multi-thread scaling comprising:

multi-channel analog/digital converters, which generate even/odd field indicators depending on the fields of the inputted multi-channel video signals and scale the resolution of each channel's video signals for compression or for multi-screen process while converting each channel's video signals into digital signals according to the even/odd fields;

a compression FIFO which stores, for compression, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of the said analog/digital converter;

a multi-screen FIFO which stores, for multi-screen process, the video signals outputted from each channel's analog/digital converter based upon the even/odd field indicator of the said analog/digital converter;

a CPU which initializes each channel's analog/digital converter, the compression FIFO and the multi-screen FIFO, and controls each channel's analog/digital converter so that the converted digital video signals may be scaled into various resolutions depending on the fields of the inputted multi-screen video signals; and

a video processor which transmits to the video memory the video signals which have been inputted to the said multi-screen FIFO according to the rules pre-determined for the multi-screen process.

5

15

20

8. The device for compression and multi-screen process of digital video signals by multi-thread scaling according to claim 7, wherein the analog/digital converters:

generate even field/odd field indicators, after being initialized by the said CPU; store the digital video signals scaled to have the resolution of 352x240 in the compression FIFO, if the field is even; and

store the digital video signals scaled to have the resolutions of 180x120 for 16 screens, 240x160 for 9 screens or 360x240 for 4 screens in the multi-screen FIFO, if the field is odd.

9. The device for compression and multi-screen process of digital video signals by multi-thread scaling according to claim 7, wherein:

the said CPU is programmed to control the operation registers of the analog/digital converters so that the video signals may be scaled to have the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, or 360x240 for 4 screens in the event that the field indicator is odd.

a CPU which initializes each channel's analog/digital converter, the compression FIFO and the multi-screen FIFO, and controls each channel's analog/digital converter so that the converted digital video signals may be scaled into various resolutions depending on the fields of the inputted multi-screen video signals; and

5

15

20

a video processor which transmits to the video memory the video signals which have been inputted to the said multi-screen FIFO according to the rules pre-determined for the multi-screen process.

8. The device for compression and multi-screen process of digital video signals by multi-thread scaling according to claim 7, wherein the analog/digital converters:

generate even field/odd field indicators, after being initialized by the said CPU; store the digital video signals scaled to have the resolution of 352x240 in the compression FIFO, if the field is even; and

store the digital video signals scaled to have the resolutions of 180x120 for 16 screens, 240x160 for 9 screens or 360x240 for 4 screens in the multi-screen FIFO, if the field is odd.

9. The device for compression and multi-screen process of digital video signals by multi-thread scaling according to claim 7, wherein:

the said CPU is programmed to control the operation registers of the analog/digital converters so that the video signals may be scaled to have the resolutions of 180x120 for 16 screens, 240x160 for 9 screens, or 360x240 for 4 screens in the event that the field indicator is odd.

Fig. 1




Fig. 1




Fig. 2




Fig. 2




Fig. 3




Fig. 3




Fig. 4





Fig. 4



#### INTERNATIONAL SEARCH REPORT

International application No. PCT/KR 01/00246

CLA	CLASSIFICATION OF SUBJECT MATTER					
IPC <sup>7</sup> : H	04N 5/45, 5/91					
	to International Patent Classification (IPC) or to both nat	tional classification and IPC				
B. FIBI	LDS SEARCHED documentation searched (classification system followed l	by classification symbols)				
_		by classification symbols,				
	04N 5/265, 5/45, 5/91, 7/30 ration searched other than minimum documentation to the	extent that such documents are included in	the fields searched			
Electronic	data base consulted during the international search (name	e of data base and, where practicable, searc	h terms used)			
WPI						
C. DO	CUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document, with indication, where appropriate	e, of the relevant passages	Relevant to claim No.			
А	JP 08 205030 A (FUJITSU GENERAL 9 August 1996 (09.08.96) abstract. [online] [retrieved on 2001-04 EPOQUE PAJ Database]	•	1,7			
A	EP 0955609 A1 (MOTOROLA INC et a 10 November 1999 (10.11.99) claims 1-6,15,19.	1,2				
	~~~					
			,			
Ì						
☐ Furt	ther documents are listed in the continuation of Box C.	See patent family annex.				
	d categories of cited documents:	"T" later document published after the internation	onal filing date or priority			
	nent defining the general state of the art which is not lered to be of particular relevance	date and not in conflict with the application the principle or theory underlying the inver	n but cited to understand			
"E" earlier	application or patent but published on or after the international	"X" document of particular relevance; the claim considered novel or cannot be considered t	ned invention cannot be			
"L" docum	nent which may throw doubts on priority claim(s) or which is	when the document is taken alone				
	o establish the publication date of another citation or other l reason (as specified)	"Y" document of particular relevance; the claim considered to involve an inventive step wh	ned invention cannot be			
"O" docun	nent referring to an oral disclosure, use, exhibition or other	combined with one or more other such do	ruments, such combination			
	ent published prior to the international filing date but later than ority date claimed	being obvious to a person skilled in the art "&" document member of the same patent fami				
	ne actual completion of the international search	Date of mailing of the international search	n report			
	26 April 2001 (26.04.2001)	14 May 2001 (14.0)	5.2001)			
	d mailing adress of the ISA/AT	Authorized officer				
1		FUSSY				
	arkt 8-10; A-1014 Vienna					
Facsimile	nile No. 1/53424/535 Telephone No. 1/53424/328					

## INTERNATIONAL SEARCH REPORT

International application No. PCT/KR 01/00246

CLA	SSIFICATION OF SUBJECT MATTER					
IPC <sup>7</sup> : H	04N 5/45, 5/91					
	to International Patent Classification (IPC) or to both nat DS SEARCHED	ional classification and IPC				
	documentation searched (classification system followed b	oy classification symbols)				
	04N 5/265, 5/45, 5/91, 7/30					
	ation searched other than minimum documentation to the	extent that such documents are included in	the fields searched			
Electronic	data base consulted during the international search (name	e of data base and, where practicable, search	h terms used)			
WPI						
C. DO	CUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document, with indication, where appropriate	, of the relevant passages	Relevant to claim No.			
Α	JP 08 205030 A (FUJITSU GENERAL	LTD)	1,7			
	9 August 1996 (09.08.96)	,	,			
	abstract. [online] [retrieved on 2001-04	-26]. Retrieved from:				
	EPOQUE PAJ Database]	-				
	<del>-</del>		,			
Α	EP 0955609 A1 (MOTOROLA INC et a	al.)	1,2			
	10 November 1999 (10.11.99)					
	claims 1-6,15,19.					
			,			
			1			
☐ Furt	her documents are listed in the continuation of Box C.	See patent family annex.				
	l categories of cited documents:	"T" later document published after the internat				
	nent defining the general state of the art which is not ered to be of particular relevance	date and not in conflict with the application the principle or theory underlying the inve				
"E" earlier application or patent but published on or after the international "X" document of particular relevance; the claimed invention cannot						
filing "L" docum	o involve an inventive step					
cited t	ned invention cannot be					
	l reason (as specified) nent referring to an oral disclosure, use, exhibition or other	considered to involve an inventive step we combined with one or more other such do				
means		being obvious to a person skilled in the ar	1			
	ent published prior to the international filing date but later than ority date claimed	"&" document member of the same patent fam	шу			
Date of the	ne actual completion of the international search	Date of mailing of the international search	n report			
	26 April 2001 (26.04.2001)	14 May 2001 (14.0	5.2001)			
	d mailing adress of the ISA/AT	Authorized officer	<del></del>			
1	in Patent Office	FUSSY				
Kohlmarkt 8-10; A-1014 Vienna						
Facsimile	eNo. 1/53424/535	Telephone No. 1/53424/328				

### INTERNATIONAL SEARCH REPORT '

Information on patent family members

International application No. PCT/KR 01/00246

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
EP	A1	955609	10-11-1999	BR	A	9910272	02-01-2001
				EP	A1	955608	10-11-1999
				EP	A2	955607	10-11-1999
				EP	A1	1076884	21-02-2001
				EP	A1	1076885	21-02-2001
				EP	A1	1078529	28-02-2001
				JР	A2	00032463	28-01-2000
				JР	A2	00050274	18-02-2000
				JP	A2	00059795	25-02-2000
				US	A	6125147	26-09-2000
				WO	A1	9957684	11-11-1999
				WO	A1	9957685	11-11-1999
				WO	A1	9957908	11-11-1999
JP	A2	8205030	09-08-1996			none	

# INTERNATIONAL SEARCH REPORT Information on patent family members

International application No. PCT/KR 01/00246

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
EP	A1 955609 10-11-1999	BR	A	9910272	02-01-2001		
				EP	A1	955608	10-11-1999
				EP	A2	955607	10-11-1999
				EP	A1	1076884	21-02-2001
				EP	A1	1076885	21-02-2001
				EP	A1	1078529	28-02-2001
				JP	A2	00032463	28-01-2000
				JР	A2	00050274	18-02-2000
				JP	A2	00059795	25-02-2000
				US	A	6125147	26-09-2000
				WO	A1	9957684	11-11-1999
				WO	A1	9957685	11-11-1999
				OW	A1	9957908	11-11-1999
JP	A2	8205030	09-08-1996			none	